Optimization of Annealing Conditions for Dual Damascene Cu Microstructures and Via Chain Yields

Qing-Tang Jiang^{a,b}, Aaron Frank^{a,c}, R. H. Havemann^{a,b}, Vijay Parihar^d and Matt Nowell^e

^aInternational Sematech, Austin, TX, USA; ^b Texas Instruments, Dallas, TX, USA; ^c Lucent Technologies, Orlando, FL, USA; ^d Mattson Technology, Fremont, CA, USA; ^e TSL Inc., Draper, UT, USA.

Abstract

The effect of different post electroplating anneals on dual damascene Cu microstructures and via chain yields using both rapid thermal processing and furnace anneal were investigated. It was found the grain size, (111) texture, Cu line resistance, and dual damascene Cu via chain yields varied strongly with the annealing conditions. The minimum feature of trench width or height imposes physical limit to the average grain size. Via chain yield failure analysis were also carried out using SEM cross sections.