Cylindrical Ru / SrTiO₃ / Ru Capacitor Technology for 0.11µm Generation DRAMs

C.M. Chu, M.Kiyotoshi*, S.Niwa*, J. Nakahira**, K.Eguchi*, S.Yamazaki*, K.Tsunoda***,
M. Fukuda***, T. Suzuki**, M.Nakabayashi**, H.Tomita*, C.M. Shiah, D. Matsunaga**, K.Hieda*
DRAM Process Integration and Module Technology Department, Winbond Electronics Corpation,
*Process & Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation,
ULSI Technology Development Division, Fujitsu Limited, *Fujitsu Laboratories Limited,
8, Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan

We have developed a cylindrical Ru/ ST /Ru capacitor for gigabit-scale DRAMs. Using cylindrical CVD-Ru as storage node(SN), a new 2-step CVD-ST was employed to improve ST step coverage, surface morphology and to control composition at Ru/ST interface. A SiO₂ equivalent thickness (teq) of 0.6nm and cell capacitance of 18 fF/cell with leakage current of 0.1fA/cell at \pm 0.7V applied voltage has been achieved on 256K cylindrical Ru/ ST /Ru capacitor array.