A 0.13-µm SOI CMOS Technology for Low-power and Digital Applications

N. Zamdmer, A. Ray, *J.-O. Plouchart, L. Wagner, **N. Fong, *K. A. Jenkins, W. Jin, P. Smeys, I. Yang, G. Shahidi, F. Assaderaghi

IBM Semiconductor Research and Development Center (SRDC), Hopewell Junction, NY 12533
* IBM T. J. Watson Research Center, Yorktown Heights, NY 10598
** Department of Electronics, Carleton University, Ottawa, Canada K1S 5B6

Abstract

Technologies that allow low-power digital and RF processing will enable future wireless, battery-operated electronic devices. We present a 0.13- μ m, partially-depleted SOI CMOS technology with optimized power-saving and RF properties. Features include low-Vt FETs for minimum power dissipation and high performance at low voltage (25 ps inverter delay at 0.7 V Vdd), low-leakage high-Vt FETs, high NFET RF performance (141 GHz f_T and 98 GHz f_{max} at Vds = 1.2 V) and the following high-Q passives: inductors (simulated peak differential Q of 50 at L = 0.65 nH), MOS varactors, MIMCAPs and resistors.