High-Density and High-Performance 6T-SRAM for System-on-Chip in 130 nm CMOS Technology

W.Kong, R.Venkatraman, R.Castagnetti, F.Duan and S.Ramesh LSI Logic Corporation 3140 Alfred St., Santa Clara, CA 95054, USA Email: sramesh@lsil.com

We have developed the smallest high-density 6T-SRAM cell (1.87 μ m²) reported to date in 130 nm CMOS logic process for System-on-Chip (SOC). We have also developed an ultra-high speed 6T-SRAM cell (2.49 μ m²) with cell current of 116 μ A for SOC applications requiring even higher performance. These were achieved using our systematic SRAM technology development methodology and optimized OPC capability. These cells do not require additional process steps and use 248 nm lithography, making them very attractive for low-cost manufacturing of SOCs.