

# A 1.2 V 10-b 100-MSamples/s A/D Converter in 0.12 mm CMOS

Andreas S. Blum, Bernhard H. Engl, Herbert P. Eichfeld, Richard Hagelauer<sup>1</sup>, Asad A. Abidi<sup>2</sup>

Infineon Technologies AG, Munich, Germany  
Balanstr. 73

D-81541 Munich, Germany

Tel: +49 89 234-2 82 47, Fax: +49 89 234-2 36 49, Email: [Andreas.Blum@infineon.com](mailto:Andreas.Blum@infineon.com)

<sup>1</sup>Johannes Kepler Universität Linz, Austria

<sup>2</sup>University of California, Los Angeles, CA

This paper describes the implementation of a 10-bit analog-to-digital converter (ADC). The converter utilizes techniques such as folding and distributed interpolation to reduce the required hardware. In addition resistive averaging is used to reduce the device sizes. Fabricated in a digital 0.12  $\mu\text{m}$  CMOS process, the ADC occupies 0.32  $\text{mm}^2$  while dissipating 140 mW from a single 1.2 V supply. The experimental results show that the converter achieves 55dB SNR at sampling frequencies up to 100MHz.