

Highly Manufacturable 32Mb ULP-SRAM Technology by using Dual Gate Process for 1.5V Vcc Operation

D.H. Kim, S.J. Kim, B.J. Hwang, S.H. Seo, J.H. Choi, H.S. Lee, W.S. Yang, M.S. Kim
K.H. Kwak, J.Y. Lee, J.Y. Joo, J.H. Kim, K. Koh, S.H. Park, and J.I. Hong

Semiconductor R&D Center, Samsung Electronics Co., Ltd.

Kiheung-Eup, Yongin-City, Kyungki-Do, Korea (ROK), 449-711

Phone:+82-31-209-2095, Fax:+82-31-209-4461 E-mail:pas2@samsung.co.kr

For 1.5V low Vcc operation and high performance full-CMOS low power SRAM using dual gate and Co salicide technology was developed. We evaluated the new technology includes i)0.11um fine patterning implemented by phase shift mask(PSM) and optical proximity correction(OPC), ii)dual gate CMOS transistor with thin gate oxide, iii)improvement of Co salicide process to minimize the leakage current. These results enable to achieve 32Mb high density 6T LP SRAM cell.