

Gate Postdoping to Decouple Implant/Anneal for Gate, Source/Drain, and Extension: Maximizing Polysilicon Gate Activation for 0.1 μm CMOS Technologies

H. Park, D. Schepis, A.C. Mocuta, M. Khare, Y. Li, B. Doris, S. Shukla, T. Hughes, O. Dokumaci, S. Narasimha, S. Fung, J. Snare, B.H. Lee, J. Li, P. Ronsheim, A. Domenicucci, P. Varekamp, A. Ajmera, J. Sleight, P. O'Neil, E. Maciejewski, C. Lavoie*

IBM Microelectronics Semiconductor Research and Development Center, 2070 Route 52, Zip E40,
Hopewell Junction, NY 12533

*IBM, T.J. Watson Research Center, Yorktown Heights, NY 10598

To maximize gate activation in sub-0.1 μm conventional CMOS devices, we introduce "Gate Postdoping" as the most efficient method to activate the poly gate by decoupling both implant and anneal for gate and source/drain. By successfully applying the method in 0.1 μm CMOS technologies for the first time, we achieved tremendous improvement in CMOS on-currents by 9 ~ 33% over a conventional process, reducing equivalent gate oxide thickness in inversion by up to $\sim 2 \text{ \AA}$.