

A High-Speed 128Kbit MRAM Core for Future Universal Memory Applications

A. Bette¹, J. DeBrosse², D. Gogl¹, H. Hoenigschmid¹, R. Robertazzi³;
C. Arndt¹, D. Braun¹, D. Casarotto¹, R. Havreluk³, S. Lammers¹, W. Obermaier¹, W. Reohr³, H. Viehmann¹;
W. J. Gallagher³ and G. Müller¹.

¹ Infineon Technologies, ² IBM Microelectronics Division, ³ IBM Watson Research Center,
MRAM Development Alliance, IBM/Infineon Technologies, IBM Semiconductor Research and Development Center,
2070 State Route 52, Hopewell Junction, NY 12533, USA

A 128Kb MRAM (Magnetic Random Access Memory) test chip has been fabricated utilizing for the first time a 0.18 μ m, VDD = 1.8V, logic process technology with Cu backend of line. The presented design uses a 1.4 μ m² 1T1MTJ (1-Transistor/1-Magnetic Tunnel Junction) cell and features a symmetrical high-speed sensing architecture using complementary reference cells and configurable load devices. Extrapolations from test chip measurements and circuit assessments predict a 5ns random array read access time and random write operations with <5ns write pulse width.