

Highly Stable 65nm Node (CMOS5) 0.56 μm^2 SRAM Cell Design for Very Low Operation Voltage

M.Kanda, E.Morifuji, M.Nishigoori, Y.Fujimoto, M.Uematsu*, K.Takahashi, H.Tsuno, K.Okano,
S.Matsuda, H.Oyamatsu, H.Takahashi*, N. Nagashima*, S.Yamada, T.Noguchi, Y.Okamoto* and
M.Kakumu

System LSI Division, Semiconductor Company, TOSHIBA Corporation

*Process Development Division, Semiconductor Network Company, SONY Corporation
8, Shinsugita-cho, Isogo-ku, Yokohama, 235-8522, Japan

Phone: +81-45-770-3491, Fax:+81-45-770-3194, E-mail:kanda@semicon.toshiba.co.jp

Abstract

This paper presents a very high density embedded SRAM technology for 65nm node (CMOS5). The SRAM cell size is 0.56 μm^2 , which is the smallest of all reported SRAM cells. This fabrication is fully compatible with CMOS logic technologies, using optimized optical proximity correction (OPC). This is achieved by double-patterning technique using high NA ArF lithography with complementary phase-shift and narrow well isolation. Furthermore, we investigated static noise margin and cell current for low power voltage.