

High Performance 35 nm Gate CMOSFETs with Vertical Scaling and Total Stress Control for 65 nm Technology

K.Goto, Y.Tagawa, H.Ohta, H.Morioka, S.Pidin, Y.Momiyama, K.Okabe*, H.Kokura, S.Inagaki,
Y.Kikuchi**, M.Kase, K.Hashimoto, M.Kojima and T.Sugii

Fujitsu limited., *Fujitsu VLSI Process Technology Laboratory Ltd.

50 Fuchigami, Akiruno Tokyo 197-0833, Japan

Phone: +81-42-532-1253, FAX: +81-42-532-2513, E-mail: ken.goto@jp.fujitsu.com

**Fujitsu Laboratories LTd, Atsugi

Abstract

High performance 35 nm gate CMOSFETs for 65 nm technology node is demonstrated. The impact of vertical gate scaling on poly-Si gate dopant activation annealing and device performance is investigated. Total stress controls improved the nMOS drive-current up to 5-10%. Excellent controlled 35 nm gate CMOSFETs are achieved with a high drive current of 650uA/um for nMOS and 310uA/um for pMOS at $I_{off}=70nA/um$ at V_d of 0.85V. Low CV/I values of 0.85ps for nMOS and 1.61ps for pMOS are obtained.