

<p>2010 VLSI Technology Short Course TAPA I/II Emerging Logic and Memory Technologies for VLSI Implementation</p>
--

Monday, June 14, 8:00 a.m.

Organizers: Raj Jammy, SEMATECH
Satoshi Inaba, Toshiba Corp.

- 8:15 a.m. **High Performance Device Options: High Mobility Non-Si Channels**
Prashant Majhi, SEMATECH (Intel Assignee)
- 9:20 a.m. **Options for Low Power Technologies and SOC Implementation**
Klaus von Arnim, Infineon Technologies
- 10:25 a.m. **Break**
- 10:40 a.m. **Design Enablement for New Scaling Options in HP and LP Devices**
James Hayden, GLOBALFOUNDRIES
- 11:45 a.m. **Q&A**
- 11: 55 a.m. **Lunch**
- 1:20 p.m. **Emerging Disruptive Scaling Options: 3D I Interconnects / Implications**
Sitaram Arkalgud, SEMATECH
- 2:25 p.m. **Technology Outlook for Group IV CMOS and Beyond-CMOS Semiconductor Devices**
Akira Toriumi, Tokyo University
- 3:30 p.m. **Break**
- 3:45 p.m. **Memory Technologies: Scaling Outlook for Flash and Emerging Memories**
Rich Liu, Macronix
- 4:50 p.m. **Q&A**
- 5:00 p.m. **Adjourn**

Welcome to the 2010 Symposium on VLSI Technology!

On behalf of the organizing Committees, it is our pleasure to invite you to attend the 2010 Symposium on VLSI Technology which will be held from June 15-17, 2010 in Honolulu, Hawaii.

Since its founding in 1982, this symposium has been one of the most prestigious international forums for the latest research and development in VLSI technology. The program committee has worked very hard this year to select 92 excellent contributed and invited papers and organized them into 22 sessions. We are delighted to have two distinguished Invited Speakers for the Plenary Session.

Michael Rosenfield of IBM TJ Watson Research Center will present a talk titled: "The Smart Grid and Key Research Technical Challenges" and Tsunenobu Kimoto of Kyoto University will speak on "SiC Technologies for Future Energy Electronics".

Two focus topics with invited papers will cover a selection of key developments in Design Enablement and Heterogeneous Integration. Design Enablement will focus on how new or disruptive device, process and materials technologies will impact circuit design (including design rule restrictions, device models, OPC, DFM...etc), product performance, and product migratability. Heterogeneous Integration will focus on integrating non-Si substrates/materials on large Si wafers (CNT, graphene, Ge, SiGe, III-V...etc), including their process integration, device architectures, performance and impact on CMOS roadmaps.

The conference will also have three Rump Sessions on the evening of June 15 as a means to facilitate informal discussions among researchers. One is a joint session with the Symposium on VLSI Circuits which will ask the question:

"The Next Decade of VLSI Technology and Circuits – Are We on the Same Road?". The other two sessions will cover specific technology related topics of current interest, "What Will End Moore's Law?" and "The Future of Embedded Memory".

In addition, there will be a one-day Short Course on Monday June 14 and will cover "Emerging Logic and Memory Technologies for VLSI Implementation".

Six distinguished researchers will discuss the following key subjects – advanced high performance and low power technologies, design enablement for these new technology options, 3D IC's, beyond-CMOS devices and advanced memory technologies. The Short Course promises to be an excellent opportunity for experienced as well as new engineers to broaden their technical base.

One of the unique strengths of the Symposium on VLSI Technology has been its close association with the Symposium on VLSI Circuits. For 2010 we will continue with the two days of overlap with a single registration fee permitting attendees to attend both technology and circuit sessions from June 15th through Jun 18th

The symposium registration fee covers all of the sessions including the Rump Sessions, coffee breaks, Monday night Reception and the Wednesday night joint banquet for both Circuits and Technology attendees. Registration for the Short Course is extra. The registration fees and hotel reservation schedules are detailed at the end of the Advance Program.

As in past years, we expect a strong participation of top VLSI researchers from both the industry and the academic sectors. We look forward to seeing you at this year's exciting Symposium in Honolulu.

Ming-Ren Lin
Program Chair

Hitoshi Wakabayashi
Program Co-Chair

SESSION 1 – TAPA I
Plenary Session

Tuesday, June 15, 8:05 a.m.

Chairpersons: M.R. Lin, GLOBALFOUNDRIES
H. Wakabayashi, Sony Corporation

8:05 a.m. Welcome and Opening Remarks
C. Dennison, Ovonyx Technologies, Inc.
M. Niwa, Panasonic Corp.

1.1 – 8:35 a.m. The Smart Grid and Key Research Technical Challenges, Michael Rosenfield, IBM TJ Watson Research Center

1.2 – 9:20 a.m. SiC Technologies for Future Energy Electronics, Tsunenobu Kimoto, Kyoto University

SESSION 2 – TAPA I
Advanced CMOS I

Tuesday, June 15, 10:20 a.m.

Chairpersons: O. Faynot, CEA-LETI
M. Masahara, AIST

2.1 - 10:20 a.m. Enhanced Performance in SOI FinFETs with Low Series Resistance by Aluminum Implant as a Solution Beyond 22nm Node, I. Ok, C. Young, W.-Y. Loh, T. Ngai, S. Lian, J. Oh, M. Rodgers[^], S. Bennett[^], H. Stamper[^], D. Franca[^], S. Lin[^], K. Akarvardar^{**}, C. Smith, C. Hobbs, P. Kirsch, R. Jammy, Sematech, [^]CNSE, ^{*}UMC, ^{**}GLOBALFOUNDRIES, USA

2.2 - 10:45 a.m. A 0.063 μm^2 FinFET SRAM Cell Demonstration with Conventional Lithography Using a Novel Integration Scheme with Aggressively Scaled Fin and Gate Pitch, V. Basker, T. Standaert, H. Kawasaki^{**}, C.-C. Yeh, K. Maitra^{*}, T. Yamashita, J. Faltermeier, H. Adhikari^{*}, H. Jagannathan, J. Wang, H. Sunamura[^], S. Kanakasabapathy, S. Schmitz, J. Cummings, A. Inada[^], C.-H. Lin, P. Kulkarni, Y. Zhu^{^^}, J. Kuss, T. Yamamoto[^], A. Kumar^{^^}, J. Wahl^{*}, A. Yagashita^{**}, L.F. Edge, R.H. Kim^{*}, E. McLellan, S.J. Holmes, R.C. Johnson, T. Levin, J. Demarest, M. Hane[^], M. Takayanagi^{**}, M. Colburn, V.K. Paruchuri, R.J. Miller^{*}, H. Bu, B. Doris, D. McHerron, E. Leobandung and J. O'Neill, IBM Research, ^{*}GLOBALFOUNDRIES Inc., ^{**}Toshiba America Electronic Components Inc, [^]NEC Electronics, ^{^^}IBM T.J. Watson Research Center, USA

2.3 - 11:10 a.m. Gate-all-around Silicon Nanowire 25-Stage CMOS Ring Oscillators with Diameter Down to 3 nm, S. Bangsaruntip, A. Majumdar, G. Cohen, S. Engelmann, Y. Zhang, M. Guillorn, L. Gignac, S. Mittal, W.

Graham, E. Joseph, D. Klaus, J. Chang, E. Cartier, J. Sleight, IBM T.J. Watson Research Center, USA

2.4 - 11:35 a.m. High Yield Sub-0.1 μm^2 6T-SRAM Cells, Featuring High-k/Metal-Gate Finfet Devices, Double Gate Patterning, a Novel Fin Etch Strategy, Full-Field EUV Lithography and Optimized Junction Design & Layout, N. Horiguchi, S. Demuynck, M. Ercken, S. Locorotondo, F. Lazzarino, E. Altamirano, C. Huffman, S. Brus, M. Demand, H. Struyf, J. De Backer, J. Hermans, C. Delvaux, T. Vandeweyer, C. Baerts, G. Mannaert, V. Truffert, J. Verluijs, W. Alaerts, H. Dekkers, P. Ong, N. Heylen, K. Kellens, H. Volders, A. Hikavvy, C. Vrancken, M. Rakowski, S. Verhaegen, G. Vandenberghe, G. Beyer, A. Lauwers, P. Absil, T. Hoffman, K. Ronse, and S. Biesemans, IMEC, Belgium

SESSION 3 – TAPA II
Reliability and Stability

Tuesday, June 15, 10:20 a.m.

Chairpersons: J. Cheek, Freescale
S. Chung, National Chiao Tung University

3.1 - 10:20 a.m. Highly Accurate Product-Level Aging Monitoring in 40nm CMOS, K. Hofmann, H. Reisinger, K. Ermisch, C. Schlünder, W. Gustin, T. Pompl, G. Georgakos, K. von Arnim, J. Hatsch, T. Kodytek, T. Baumann, C. Pacha, Infineon Technologies AG, Germany

3.2 - 10:45 a.m. New Insight on V_T Stability of HK/MG Stacks with Scaling in 30nm FDSOI Technology, L. Brunet^{*}, X. Garros, M. Casse, O. Weber, F. Andrieu, C. Fenouillet-Béranger, P. Perreau, F. Martin, M. Charbonnier, D. Lafond, C. Gaumer^{*}, S. Lhostis^{*}, V. Vidal, L. Brévard, L. Tosti, S. Denorme^{*}, S. Barnola, J. Damlencourt, V. Loup, G. Reimbold, F. Boulanger, O. Faynot, Alain Bravaix, CEA-Leti Minatex, ^{*}STMicroelectronics, France

3.3 - 11:10 a.m. Suppression of NBTI-Induced V_{MIN} Shifts Using Hafnium Doping to Gate Poly/SiON Interface and Optimized NiPt Process for 40nm Node SRAM Cell, Y. Kitamura, T. Sanuki, K. Matsuo, T. Shimizu, A. Ohta, Y. Arayashiki, H. Fukui, T. Hoshino, Y. Ueki, A. Yasumoto, H. Yoshimura, T. Asami, H. Oyamatsu, Toshiba Corporation, Japan

3.4 - 11:35 a.m. Suppression of Anomalous Threshold Voltage Increase with Area Scaling for Mg- or La-Incorporated High-k/Metal Gate nMISFETs in Deeply Scaled Region, T. Morooka, M. Sato, T. Matsuki, T. Suzuki, K. Shiraishi^{*}, A. Uedono^{*}, S. Miyazaki^{**}, K. Ohmori[^], K. Yamada[^], T. Nabatame^{^^}, T. Chikyow^{^^}, J. Yugami, K. Ikeda, Y. Ohji, Semiconductor Leading Edge Technologies, Inc, ^{*}Tsukuba University, ^{**}Hiroshima University, [^]Waseda University, ^{^^}National Institute for Material Science, Japan

SESSION 4 – TAPA I
Advanced CMOS II

Tuesday, June 15, 1:30 p.m.

Chairpersons: M. Khare, IBM
H. Kurata, Fujitsu Microelectronics Ltd.

4.1 - 1:30 p.m.

20nm Gate Length Trigate pFETs on Strained SGOI for High Performance CMOS, L. Hutin, M. Cassé, C. Le Royer, J.-F. Damlencourt, A. Pouydebasque, C. Xu, C. Tabone, J.-M. Hartmann, V. Carron, H. Grampeix, V. Mazzocchi, R. Truche, O. Weber, P. Batude, X. Garros, L. Clavelier, M. Vinet, O. Faynot, CEA LETI Minatec, France

4.2 - 1:55 p.m.

SiGe CMOS on (110) Channel Orientation with Mobility Boosters: Surface Orientation, Channel Directions, and Uniaxial Strain, J. Oh, S.-H. Lee*, K.-S. Min, J. Huang, B.G. Min, B. Sassman, K. Jeon**, W.-Y. Loh, J. Barnett, I. Ok, C.-Y. Kang, C. Smith, D.-H. Ko^, P. Kirsch, R. Jammy, SEMATECH, *University of Texas at Austin, **University of California, Berkeley, ^Yonsei University, Seoul Korea

4.3 - 2:20 p.m.

High-Mobility Si_{1-x}Ge_x-Channel PFETs: Layout Dependence and Enhanced Scalability, Demonstrating 90% Performance Boost at Narrow Widths, G. Eneman, S. Yamaguchi*, C. Ortolland, S. Takeoka**, L. Witters, T. Chiarella, P. Favia, A. Hikavy, J. Mitard, M. Kobayashi^, R. Krom, H. Bender, J. Tseng^^, W.-E. Wang, W. Vandervorst, R. Loo, P. Absil, S. Biesemans, T. Hoffmann, IMEC, *Sony, **Panasonic, ^Stanford University, ^^TSMC

4.4 - 2:45 p.m.

FDSOI CMOS with Dielectrically-Isolated Back Gates and 30nm L_G High-k/Metal Gate, M. Khater, J. Cai, R. Dennard, J.-B. Yau, C. Wang, L. Shi, M. Guillom, J. Ott, Q. Ouyang, W. Haensch, IBM Research, USA

SESSION 5 – TAPA II
MRAM and X-Point RRAM

Tuesday, June 15, 1:30 p.m.

Chairpersons: K. Parekh, Micron
B.H. Lee, Gwangju Institute of Science and Technology

5.1 - 1:30 p.m.

A Multi-Level-Cell Spin-Transfer Torque Memory with Series-Stacked Magnetotunnel Junctions, T. Ishigaki, T. Kawahara, R. Takemura, K. Ono, K. Ito, H. Matsuoka, Hideo Ohno*, Hitachi, Ltd., *Tohoku University, Japan

5.2 - 1:55 p.m.

Highly Scalable STT-MRAM with MTJs of Top-pinned Structure in 1T/1MTJ Cell, Y. M. Lee, C. Yoshida, K. Tsunoda, S. Umehara, M. Aoki, T. Sugii, Fujitsu Laboratories, Ltd, Japan

5.3 - 2:20 p.m.

Non-volatile Spin-Transfer Torque RAM (STT-RAM): Data, Analysis and Design Requirements for Thermal Stability, A. Driskill-Smith, S. Watts, V. Nikitin, D. Apalkov, D. Druist, R. Kawakami, X. Tang, X. Luo, A. Ong, E. Chen, Grandis Inc., USA

5.4 - 2:45 p.m.

Novel Cross-point Resistive Switching Memory with Self-formed Schottky Barrier, M. Jo, D.-J. Seong, S. Kim, J. Lee, W. Lee, J.-B. Park, S. Park, S. Jung, J. Shin, D. Lee, H. Hwang, Gwangju Institute of Science and Technology, Korea

SESSION 6 – TAPA I
Ultra Thin Body FDSOI

Tuesday, June 15, 3:25 p.m.

Chairpersons: W. Xiong, Texas Instruments
T. Iwamatsu, Renesas Electronics Corp.

6.1 - 3:25 p.m.

Low Leakage and Low Variability Ultra-Thin Body and Buried Oxide (UT2B) SOI Technology for 20nm Low Power CMOS and Beyond, F. Andrieu, O. Weber, J. Mazurier, O. Thomas, J.-P. Noel, C. Fenouillet-Beranger, J.-P. Mazellier, P. Perreau, T. Poiroux, Y. Morand*, T. Morel, S. Allegret*, V. Loup, S. Barnola, F. Martin, J.-F. Damlencourt, I. Servin, M. Cassé, X. Garros, O. Rozeau, M.-A. Jaud, G. Cibrario, J. Cluzel, A. Toffoli, F. Allain, R. Kies, D. Lafond, V. Delaye, C. Tabone, L. Tosti, L. Brévard, P. Gaud, V. Paruchuri**, K. Bourdelle^, W. Schwarzenbach^, O. Bonnin^, B.-Y. Nguyen^, B. Doris**, F. Boeuf*, T. Skotnicki*, O. Faynot, CEA-LETI Minatec, *STMicroelectronics, **IBM Research, ^SOITEC

6.2 - 3:50 p.m.

Hybrid Localized SOI/Bulk Technology for Low Power System-on-Chip, J.-L. Huguenin, S. Monfray, G. Bidal, S. Denorme, P. Perreau**, S. Barnola**, M.-P. Samson, C. Arvet, K. Benotmane**, N. Loubet, Q. Liu, Y. Campidelli, F. Leverd, F. Abbate, L. Clement, C. Borowiak, A. Cros, A. Bajolet, S. Handler, D. Marin-Cudraz, T. Benoist, P. Galy, C. Fenouillet-Beranger**, O. Faynot**, G. Ghibaudo*, F. Boeuf, T. Skotnicki, STMicroelectronics, *IMEP-LAHC, **CEA-LETI Minatec

6.3 - 4:15 p.m.

Ultra-Thin-Body and BOX (UTBB) Fully Depleted (FD) Device Integration for 22nm Node and Beyond, Q. Liu, A. Yagishita*, N. Loubet, A. Khakifirooz**, P. Kulkarni**, T. Yamamoto^, K. Cheng**, M. Fujiwara*, J. Cai**, D. Dorman**, S. Mehta**, P. Khare, K. Yako^, Y. Zhu**, S. Mignot, S. Kanakasabapathy**, S. Monfray, F. Boeuf, C. Koburger**, H. Sunamura^, S. Ponoth**, A. Reznicek**, B. Haran**, A. Upham**, R. Johnson**, L.F. Edge**, J. Kuss**, T. Levin**, N. Berliner**, E. Leobandung**, T. Skotnicki, M. Hane^, H. Bu**, K.

Ishimaru*, W. Kleemeirer, M. Takayanagi*, B. Doris**, R. Sampson, STMicroelectronics, *Toshiba, **IBM, ^NEC Electronics

6.4 - 4:40 p.m.

Scalability Study of Ultra-Thin-Body SOI-MOSFETs Using Full-band and Quantum Mechanical Based Device Simulation, H. Takeda, K. Takeuchi, Y. Hayashi, NEC Electronics Corporation, Japan

6.5 - 5:05 p.m.

Efficient Multi- V_T FDSOI Technology with UTBOX for Low Power Circuit Design, C. Fenouillet-Beranger, O. Thomas, P. Perreau, J.-P. Noel, A. Bajolet*, S. Haendler*, L. Tosti, S. Barnola, R. Beneyton*, C. Perrot*, C. de Buttet, F. Abbate*, F. Baron*, B. Pernet*, Y. Campidelli*, L. Pinzelli*, P. Gouraud*, M. Cassé, C. Borowiak*, O. Weber, F. Andrieu, K. Bourdelle**, F. Boeuf*, O. Faynot, T. Skotnicki*, CEA/LETI, *STMicroelectronics, **Soitec

SESSION 7 – TAPA II
Process Technology

Tuesday, June 15, 3:25 p.m.

Chairpersons: C.-P. Chang, Applied Materials, Inc.
S. Hayashi, Panasonic Corp.

7.1 - 3:25 p.m.

Direct Contact of High-k/Si Gate Stack for EOT below 0.7 nm using LaCe-silicate Layer with V_{fb} Controllability, K. Kakushima, T. Koyanagi, D. Kitayama, M. Kouda, J. Song, T. Kawanago, M. Mamatrishat, K. Tachi, M.K. Bera, P. Ahmet, H. Nohira**, K. Tsutsui, A. Nishiyama, N. Sugii, K. Natori, T. Hattori, K. Yamada*, H. Iwai, Tokyo Institute of Technology, *Waseda University, ** Tokyo City University

7.2 - 3:50 p.m.

Minimization of Threshold Voltage Variation to $A_{vt}=1.3mV\mu m$ in Bulk High-k/Metal Gated Devices by Dopant-Diffusion Control Using Integrated FSP-FLA Technology, S. Kato, T. Aoyama, T. Onizawa, K. Ikeda, Y. Ohji, Semiconductor Leading Edge Technologies, Inc, Japan

7.3 - 4:15 p.m.

Laser Annealed Junctions: Pocket Profile Analysis Using an Atomistic Kinetic Monte Carlo Approach, T. Noda, C. Ortolland*, W. Vandervorst*, C. Vrancken*, E. Rosseel*, T. Clarysse*, P. Absil*, S. Biesemans*, T. Hoffmann*, Panasonic Corporation, Japan, *IMEC, Belgium

7.4 - 4:40 p.m.

New Methods for the Direct Extraction of Mobility and Series Resistance from a Single Ultra-Scaled Device, J.P. Campbell, K.P.Cheung, L.C. Yu, J.S. Suehle, K. Sheng*, A Oates**, NIST, *Rutgers University, USA, **TSMC, Taiwan

7.5 - 5:05 p.m.

Evidence of Correlation Between Surface Roughness and Interface States Generation in Unstrained and Strained-Si MOSFETs, Y. Zhao, M. Takenaka, S. Takagi, The University of Tokyo, Japan

TECHNOLOGY RUMP SESSION
Tuesday, June 15
8:00 p.m – 10:00 p.m.

Organizers:

Circuits

M. Whately, Cypress

M. Yamaoka, Hitachi, Ltd.

Technology

T-J King Liu, Univ. of California

S. Yamakawa, Sony Corp.

RJ1: The Next Decade of VLSI Technology and Circuits – Are We on the Same Road?

Tapa I

Moderators:

J. Dawson, MIT

K. Kuhn, Intel

The International Technology Roadmap for Semiconductors (ITRS) charts future technology requirements and potential pathways for the industry to sustain the historical pace of improvement in *transistor* performance and cost. These include the use of higher-permittivity gate dielectric materials, high-mobility semiconductor channel materials, and non-classical structures to improve transistor drive current and scalability, and they vary depending on the application (high performance vs. low operating power vs. low standby power). The issues of increasing MOSFET off-state leakage current and performance variations with transistor scaling are fundamental challenges which will require joint Technology-Circuits solutions, in order for the industry to sustain the historical pace of improvement in *circuit* performance and cost.

This panel discussion will aim to answer the following questions:

- What do we expect to see in the next 10 years in terms of new devices and technologies? (Technologists will provide an ITRS-based perspective for future transistor improvement.)
- Will these address the needs of the expected applications? (Circuit designers will describe driver applications and associated device requirements in terms of performance, power, cost, and design complexity.)

Panelists:

M. Brillouet, CEA LETI

T. Hiramoto, The Univ. of Tokyo

K. Imai, NECEL

K. Ishibashi, Renesas Electronics Corp.

M. Izzard, Texas Instruments

C. Phelan, Cypress Semi.

D. Robertson, Analog Devices

R1 What Will End Moore's Law?

Honolulu I

Moderators:

H. Ishiuchi, Toshiba Corp.

M. Jurczak, IMEC

Moore's Law of exponentially increasing transistor count per chip over time has prevailed despite the challenges of increasing power density and variability for deep-sub-micron CMOS technologies. Some argue that in fact Moore's Law ended at the 90 nm node, beyond which the pace of circuit performance gains slowed. Others hold that the essence of Moore's Law, that is decreasing cost per transistor, has been maintained. As new materials and non-classical transistor

structures are adopted, even this may be in jeopardy, however. This panel discussion will discuss various reasons why Moore's Law will end, and describe approaches to delay or circumvent them. These include the following:

- Lithography: It may be too costly to print features at sub-16nm half-pitch.
- Device physics: Quantum-mechanical tunneling and voltage-scaling limits can result in unacceptably high power densities and therefore limit device pitch scaling.
- Economics: The semiconductor market will not grow at a pace sufficient to provide the economies of scale needed to sustain Moore's Law.

Finally, this panel will consider possible replacements for Moore's Law to set the cadence for the semiconductor industry after 2020.

Panelists:

W. Arnold, ASML

S. Biesemans, IMEC

R. Chau, Intel

S. Kramer, SEMATECH

H. Shinohara, STARC

T. Watanabe, Toshiba

R2 The Future of Embedded Memory

Honolulu II

Moderators: L. Chang, IBM T. J. Watson Research Center
T. Endoh, Tohoku University

Embedded memory is a key component in determining the speed, power, reliability, and yield of integrated circuits. For decades, six-transistor (6T-) SRAM scaled in accordance with Moore's Law and served well as the primary embedded memory option. However, continued scaling of 6T-SRAM brings about fundamental challenges such as transistor mismatch due to V_{th} fluctuation, which, particularly in conjunction with voltage scaling, can result in severe degradation of read and write operating margins. While the industry has worked in earnest to cope with SRAM scaling issues, alternative approaches have also been widely investigated.

In recent years, embedded DRAM has gained acceptance, even for high performance applications, and emerging technologies such as embedded Flash, MRAM, SP-RAM, FeRAM, PCM, ReRAM, FBC-RAM, and T-RAM have all made significant strides. This panel discussion will look towards future embedded memory technology in the 22/16 nm era and beyond to answer the following questions:

- In this time frame, what do we need memory to do (e.g. density, performance, power, non-volatility) in embedded applications? What might we be able to trade off to achieve these goals?
- Will SRAM ever be displaced as the embedded memory of choice?
- Which emerging technologies are practically suited for anticipated embedded memory needs? What challenges are involved in developing these technologies?

Panelists:

T. Hanyu, Tohoku Univ.

S. Iyer, IBM Corp.,

N. Kasai, NEC

A. Maurelli, STMicro

K. Nii, Renesas Electronics.

Y. Nishi, Stanford Univ.

SESSION 8 – TAPA I
RRAM

Wednesday, June 16, 8:30 a.m.

Chairpersons: J. Lutze, Sandisk Corp.
S. Ohnishi, Sharp Corp.

8.1 - 8:30 a.m.

Novel Ultra-Low Power RRAM with Good Endurance and Retention, C.H. Cheng, A. Chin, F.S. Yeh, National Tsing Hua University, National Chiao-Tung University

8.2 - 8:55 a.m.

A New Approach for Improving Operating Margin of Unipolar ReRAM using Local Minimum of Reset Voltage, Y. Sakotsubo, M. Terai, S. Kotsuji, Y. Saito, M. Tada, Y. Yabe, H. Hada, NEC Corporation, Japan

8.3 - 9:20 a.m.

A Novel Cu₂Si₂O Resistive Memory in Logic Technology with Excellent Data Retention and Resistance Distribution for Embedded Applications, M. Wang, W. Luo, Y. Wang, L. Yang, W. Zhu, P. Zhou, J. Yang, X. Gong, Y. Lin, R. Huang*, S. Song*, Q. Zou*, H. Wu*, J. Wu*, M. Chi*, Fudan University, *Semiconductor Manufacturing International Corp., China

8.4 - 9:45 a.m.

A Novel TiTe Buffered Cu-GeSbTe/SiO₂ Electrochemical Resistive Memory (ReRAM), Y.-Y. Lin, F.-M. Lee, Y.-C. Chen, W.-C. Chien, C.-W. Yeh, K.-Y. Hsieh, C.-Y. Lu, Macronix International Co., Ltd, Taiwan

SESSION 9 – TAPA II
Variability

Wednesday, June 16, 10:25 a.m.

Chairpersons: R. Jammy, SEMATECH
S. Yamakawa, Sony Corp.

9.1 - 10:25 a.m.

Application of a Statistical Compact Model for Random Telegraph Noise to Scaled-SRAM V_{min} Analysis, M. Tanizawa, S. Ohbayashi, T. Okagaki, K. Sonoda, K. Eikyu, Y. Hirano, K. Ishikawa, O. Tsuchiya, Y. Inoue, Renesas Technology Corp., Japan

9.2 - 10:50 a.m.

Analysis and Prospect of Local Variability of Drain Current in Scaled MOSFETs by a New Decomposition Method, T. Tsunomura, A. Kumar*, T. Mizutani*, C. Lee*, A. Nishida, K. Takeuchi, S. Inaba, S. Kamohara, K. Terada**, T. Hiramoto, T. Mogami, MIRAI-Selete, *The University of Tokyo, **Hiroshima City University

9.3 - 11:15 a.m.

Statistical Evaluation for Trap Energy Level of RTS Characteristics, A. Teramoto, T. Fujisawa, K. Abe, S. Sugawa, T. Ohmi, Tohoku University, Japan

9.4 - 11:40 a.m.

On the Gate-Stack Origin Threshold Voltage Variability in Scaled FinFETs and Multi-FinFETs, Y. Liu, K. Endo, S. Ouchi, T. Kamei*, J. Tsukada, H. Yamauchi, Y. Ishikawa, T. Hayashida*, K. Sakamoto, T. Matsukawa, A. Ogura*, M. Masahara, AIST, *Meiji University, Japan

SESSION 10 – TAPA III
3D Integration

Wednesday, June 16, 10:25 a.m.

Chairpersons: B. van Schravendijk, Novellus Systems, Inc.
T. Tanaka, Tohoku University

10.1 - 10:25 a.m.

Development of Sub 10- μ m Ultra-Thinning Technology Using Device Wafers for 3D Manufacturing of Terabit Memory, N. Maeda, Y.S. Kim*, Y. Hikosaka*, T. Eshita*, H. Kitada, K. Fujimoto**, Y. Mizushima^, K. Suzuki**, T. Nakamura^, A. Kawai^^, K. Arai^^, T. Ohba, The University of Tokyo, *Fujitsu Microelectronics Ltd., **Dai Nippon Printing, ^Fujitsu Laboratories Ltd., ^^DISCO Corporation, Japan

10.2 - 10:50 a.m.

Assembly-Stress-Mechanism in Pad Areas on High-k/Metal Gate Transistors, Y. Ota, F. Itoh, K. Ishikawa, K. Hagihara, T. Matsumoto, T. Iwase, Y. Itoh, H. Hirano, Panasonic Corporation, Japan

10.3 - 11:15 a.m.

Impact of Thinning and Through Silicon Via Proximity on High-k / Metal Gate First CMOS Performance, A. Mercha, A. Redolfi, M. Stucchi, N. Minas, J. Van Olmen, S. Thangaraju, D. Velenis, S. Domae*, Y. Yang^^, G. Katti^^, R. Labie, C. Okoro^^, M. Zhao, P. Asimakopoulos, I. De Wolf, T. Chiarella, T. Schram, E. Rohr, A. Van Ammel, A. Jourdain, W. Ruythooren, S. Armini, A. Radisic, H. Philipsen, N. Heylen, M. Kostermans, P. Jaenen, E. Sleenckx, D. Sabuncuoglu Tezcan, I. Debusschere, P. Soussan, D. Perry**, G. Van der Plas, J.H. Cho^, P. Marchal, Y. Travaly, E. Beyne, S. Biesemans, B. Swinnen, IMEC, *Panasonic, **Qualcomm, ^Samsung, ^^IMEC and KU Leuven, Belgium

10.4 - 11:40 a.m.

A Novel TFT with a Laterally Engineered Bandgap for of 3D Logic and Flash Memory, S.-J. Choi, J.-W. Han, S. Kim, D.-I. Moon, M. Jang*, Y.-K. Choi, KAIST, *ETRI, Korea

SESSION 11 – TAPA II
Beyond CMOS

Wednesday, June 16, 1:30 p.m.

Chairpersons: A. Seabaugh, Notre Dame University
T. Hiramoto, The University of Tokyo

11.1 - 1:30 p.m.

Reliable Solid-Electrolyte Crossbar Switch for Programmable Logic Device, N. Banno, T. Sakamoto, M. Tada, M. Miyamura, Y. Yabe, Y. Saito, S. Ishida, K. Okamoto, H. Hada, N. Kasai, N. Iguchi*, M. Aono*, NEC Corp., *NIMS, Japan

11.2 - 1:55 p.m.

Realistic Spin-FET Performance Assessment for Reconfigurable Logic Circuits, Y. Gao, C. Augustine, D. Nikonov*, K. Roy, M. Lundstrom, Purdue University, *Intel, USA

11.3 - 2:20 p.m.

Reconfigurable Characteristics of Spintronics-based MOSFETs for Nonvolatile Integrated Circuits, T. Inokuchi, T. Marukame, T. Tanamoto, H. Sugiyama, M. Ishikawa, Y. Saito, Toshiba Corporation, Japan

11.4 - 2:45 p.m.

Si Tunnel Transistors with a Novel Silicided Source and 46mV/dec Swing, K. Jeon, W.-Y. Loh*, P. Patel, C.Y. Kang*, J. Oh*, A. Bowonder, C. Park*, C.S. Park*, C. Smith*, P. Majhi*, H.-H. Tseng**, R. Jammy*, T.-J. King Liu, C. Hu, *SEMATECH, **Texas State University The University of California, Berkeley, USA

SESSION 12 – TAPA III
NAND Flash Memory

Wednesday, June 16, 1:30 p.m.

Chairpersons: J. Lutze, Sandisk Corp.
J.T. Moon, Samsung Electronics Co., Ltd.

12.1 - 1:30 p.m.

32nm 3-Bit 32Gb NAND Flash Memory with DPT (Double Patterning Technology) Process for Mass Production, B.T. Park, J.H. Song, E.S. Cho, S.W. Hong, J.Y. Kim, Y. J. Choi, Y.S. Kim, S.J. Lee, C.K. Lee, D.W. Kang, D.J. Lee, B.T. Kim, Y.J. Choi, W.K. Lee, J.-H. Choi, K.-D. Suh*, T.-S. Jung, Samsung Electronics, *STET, Korea

12.2 - 1:55 p.m.

A New Floating Gate Cell Structure with a Silicon-nitride Cap Layer for Sub-20 nm NAND Flash Memory, K.S. Seol, H. Kang, J. Lee, H. Kim, B. Cho, D. Lee, Y.-L. Choi, N.-H. Ju, C. Choi, S. Hur, J. Choi, C. Chung, Samsung Electronics

12.3 - 2:20 p.m.

Novel Dual Layer Floating Gate Structure as Enabler of Fully Planar Flash Memory, P. Blomme, M. Rosmeulen, A. Cacciato, M. Kostermans, C. Vrancken, S. Van Aerde*, T. Schram, I. Debusschere, M. Jurczak, J. Van Houdt, IMEC, *ASM, Belgium

12.4 - 2:45 p.m.

A Highly Scalable 8-Layer 3D Vertical-Gate (VG) TFT NAND Flash Using Junction-Free Buried Channel BE-SONOS Device, H.-T. Lue, T.-H. Hsu, Y.-H. Hsiao, S.P. Hong, M.T. Wu, F.H. Hsu, N.Z. Lien, S.-Y. Wang, J.-Y. Hsieh, L.-W. Yang, T. Yang, K.-C. Chen, K.-Y. Hsieh, C.-Y. Lu, Macronix International Co., Ltd, Taiwan

SESSION 13 – TAPA II
Design Enablement I

Wednesday, June 16, 3:25 p.m.

Chairpersons: K. Schroefer, Infineon Technologies AG
C. Wann, TSMC

13.1 - 3:25 p.m.

A Dual Core Oxide 8T SRAM Cell with Low Vccmin and Dual Voltage Supplies in 45nm Triple Gate Oxide and Multi Vt CMOS for Very High Performance yet Low Leakage Mobile SoC Applications, P. Liu, J. Wang, M. Phan, M. Garg, R. Zhang, A. Cassier, L. Chua-Eoan, B. Andreev, S. Weyland, S. Ekbote, M. Han, J. Fischer, G. Yeap, P.-W. Wang*, Q. Li*, C.S. Hou*, S.B. Lee*, Y.F. Wang*, S.S. Lin*, M. Cao*, Y.J. Mii*, Qualcomm, USA, *TSMC, Taiwan

13.2 - 3:50 p.m.

A 32nm Low Power RF CMOS SOC Technology Featuring High-k/Metal Gate, P. VanDerVoom, M. Agostinelli, S.-J. Choi, G. Curello, H. Deshpande, M. A. El-Tanani, W. Hafez, U. Jalan, L. Janbay, M. Kang, K.-J. Koh, K. Komeyli, H. Lakdawala, J. Lin, N. Lindert, S. Mudanai, J. Park, K. Phoa, A. Rahman, J. Rizk, L. Rockford, G. Sacks, K. Soumyanath, H. Tashiro, S. Taylor, C. Tsai, H. Xu, J. Xu, L. Yang, I. Young, J.-Y. Yeh, J. Yip, P. Bai, C.-H. Jan, Intel Corporation

13.3 – 4:15 p.m.

Enabling Application-Specific Integrated Circuits on Limited Pattern Constructs (Invited), D. Morris, V. Rovner, L. Pileggi, A. Strojwas, K. Vaidyanathan, Carnegie Mellon University, USA

13.4 – 4:40 p.m.

Novel Circuit Design and Process Technology for Leading-Edge Products (Invited), K. Miyamoto, A. Strojwas*, E. Hosomi, M. Ooida**, H. Ezawa, M. Fukuda, Y. Matsubara and K. Numata, Toshiba Corporation, *PDF Solutions, Inc., **J-Devices Corporation, Japan

13.5 – 5:05 p.m.

Design-Technology Interaction for Post-32 nm Node CMOS Technologies (Invited), G. Shahidi, IBM Thomas J. Watson Research Center, USA

SESSION 14 – TAPA III
Heterogeneous Integration

Wednesday, June 16, 3:25 p.m.

Chairpersons: R. Chau, Intel Corp.
K. Shibahara, Hiroshima University

14.1 – 3:25 p.m.

III-V/Ge CMOS Technologies on Si Platform (Invited), S. Takagi and M. Takenaka, The University of Tokyo, Japan

14.2 – 3:50 p.m.

III-V: Replacing Si or More than Moore? (Invited), Y. Sun, IBM Thomas J. Watson Research Center, USA

14.3 – 4:15 p.m.

GaN-on-Si: A Scalable Material System to Realize Cost Effective Next-Generation Solid State Lighting and Power Devices (Invited), S. Decoutere, H. Osman, J. Dekoster, B. Dutta, S. Biesemans, IMEC, Belgium

14.4 – 4:40 p.m.

How Can High Mobility Channel Materials Boost or Degrade Performance in Advanced CMOS (Invited), T. Skotnicki and F. Boeuf, STMicroelectronics, France

14.5 – 5:05 p.m.

Classification and Benchmarking of III-V MOSFETs for CMOS (Invited), M. Passlack, G. Doornbos, C. Wann, Y.C. Sun, TSMC, Belgium, Taiwan

SESSION 15 – TAPA II
DRAM

Thursday, June 17, 8:30 a.m.

Chairpersons: C. Mazure, SOITEC
R. Yamada, Hitachi, Ltd.

15.1 - 8:30 a.m.

Integration of Back-Gate Doping for 15-nm Node Floating Body Cell (FBC) Memory, I. Ban, U. Avci, D. Kencke, P. Tolchinsky, P. Chang, Intel Corp, USA

15.2 - 8:55 a.m.

A Low-Voltage Biasing Scheme for Aggressively Scaled Bulk FinFET 1T-DRAM Featuring 10s Retention at 85°C, N. Collaert, M. Aoulaiche, B. De Wachter, M. Rakowski, A. Redolfi, S. Brus, A. De Keersgieter, N. Horiguchi, L. Altimime, M. Jurczak, IMEC, Belgium

15.3 - 9:20 a.m.

Vertical Double Gate Z-RAM Technology with Remarkable Low Voltage Operation for DRAM Application, J.-S. Kim, S.-W. Chung, T.-S. Jang, S.-H. Lee, D.-H. Son, S.-J. Chung, S.-M. Hwang, S. Banna*, S. Bhardwaj*, M. Gupta*, J. Kwon*, D. Kim*, G. Popov*, V. Gopinath*, M. van Buskirk*, S.-H. Cho, J.-S. Roh, S.-J. Hong, S.-W. Park, Hynix Semiconductor, Korea, *Innovative Silicon, USA

15.4 - 9:45 a.m.

Silicon on Replacement Insulator (SRI) Floating Body Cell (FBC) Memory, S. Kim, R. Tseng, W. Rachmady, B. Jin, U. Shah, I. Ban, U. Avci, P. Chang, Intel Corporation, USA

SESSION 16 – TAPA III
Novel Devices

Thursday, June 17, 8:30 a.m.

Chairpersons: C.P. Chang, Applied Materials, Inc.
Y. Mochizuki, NEC Corporation

16.1 - 8:30 a.m.

Short-Channel Performance and Mobility Analysis of <110>- and <100>-Oriented Tri-Gate Nanowire MOSFETs with Raised Source/Drain Extensions, M. Saitoh, Y. Nakabayashi, H. Itokawa, M. Murano, I. Mizushima, K. Uchida*, T. Numata, Toshiba Corporation, *Tokyo Institute of Technology, Japan

16.2 - 8:55 a.m.

Bistable Resistor (Biristor) – Gateless Silicon Nanowire Memory, J.-W. Han, Y.-K. Choi, KAIST, Korea

16.3 - 9:20 a.m.

Highly Reliable Vertical NAND Technology with Biconcave Shaped Storage Layer and Leakage Controllable Offset Structure, W. Cho, S. Shim, J. Jang, H. Kim, J. Choi, C. Chung, H.-S. Cho, B.-K. You, B.-K. Son, K.-S. Kim, J.-J. Shin, C.-M. Park, J.-S. Lim, K.-H. Kim, D.-W. Chung, J.-Y. Lim, H.-C. Moon, S.-M. Huang, H.-S. Lim, Samsung Electronics Co.LTD, Korea

16.4 - 9:45 a.m.

Mobility Enhancement over Universal Mobility in (100) Silicon Nanowire Gate-All-Around MOSFETs with Width and Height of Less Than 10nm Range, J. Chen, T. Saraya, T. Hiramoto, University of Tokyo, Japan

SESSION 17 – TAPA II
Advanced CMOS III

Thursday, June 17, 10:25 a.m.

Chairpersons: T. Skotnicki, STMicroelectronics
Y. Akasaka, Tokyo Electron Ltd.

17.1 - 10:25 a.m.

Comprehensive Study and Control of Oxygen Vacancy Induced Effective Work Function Modulation in Gate-First High-k/Metal Inserted Poly-Si Stacks, T. Hosoi, M. Saeki, Y. Oku, H. Arimura, N. Kitano, K. Shiraishi*, K. Yamada**, T. Shimura^, H. Watanabe^, ^Osaka University, *University of Tsukuba, **Waseda University, Japan

17.2 - 10:50 a.m.

8Å Tinv Gate-First Dual Channel Technology Achieving Low-V_t High Performance CMOS, L. Witters, S. Takeoka, S. Yamaguchi, A. Hikavy, D. Shamiryan, M.J. Cho, T. Chiarella, L.-Å. Ragnarsson, R. Loo, C. Kerner, Y. Crabbe, J. Franco, J. Tseng, W.-E. Wang, E. Rohr, T. Schram, O. Richard, H. Bender, S. Biesemans, P. Absil, T. Hoffmann, IMEC, Belgium

17.3 - 11:15 a.m.

Dipole Controlled Metal Gate with Hybrid Low Resistivity Cladding for Gate-Last CMOS with Low V_t, C. Hinkle, R. Galatage, R. Chapman, E. Vogel, H. Alshareef*, C. Freeman**, E. Wimmer**, H. Niimi^, A. Li-Fatou^, J. Shaw^, J. Chambers, University of Texas at Dallas, USA, King Abdullah University of Science and Technology, Saudi Arabia, ** Materials Design Inc., USA, ^ Texas Instruments, USA

17.4 - 11:40 a.m.

Ion-Implantation-Based Low-Cost Hk/MG Process for CMOS Low-Power Application, C. Ortolland, S. Sahhaf, V. Srividya, R. Degraeve, K. Saino, C.-S. Kim^, M. Gilbert, T. Kauerauf, M.J.Cho, M. Dehan, T. Schram, M. Togo, N. Horiguchi, G. Groeseneken, S. Biesemans, P. Absil, W. Vandervorst, D. Gealy, T. Hoffmann, IMEC, Belgium

SESSION 18 – TAPA III
Characterization and Modeling

Thursday, June 17, 10:25 a.m.

Chairpersons: E. Kan, Cornell University
E. Morifuji, Toshiba Corp.

18.1 - 10:25 a.m.

Direct Observation of RTN-induced SRAM Failure by Accelerated Testing and Its Application to Product Reliability Assessment, K. Takeuchi, T. Nagumo, K. Takeda, S. Asayama, S. Yokogawa, K. Imai, Y. Hayashi, NEC Electronics Corporation, Japan

18.2 - 10:50 a.m.

Direct Measurements, Analysis, and Post-Fabrication Improvement of Noise Margins in SRAM Cells Utilizing DMA SRAM TEG, M. Suzuki, T. Saraya, K. Shimizu, A. Nishida*, S. Kamohara*, K. Takeuchi*, S. Miyano**, T. Sakurai, T. Hiramoto, University of Tokyo, *MIRAI-Selete, **STARC, Japan

18.3 - 11:15 a.m.

Single Dopant Impact on Electrical Characteristics of SOI NMOSFETs with Effective Length Down to 10nm, R. Wacquez, M. Vinet, M. Pierre, B. Roche, X. Jehl, O. Cueto, J. Verduijn*, G.C. Tettamanzi*, S. Rogge*, V. Deshpande, B. Previtali, C. Vizoz, S. Pauliac-Vaujour, C. Comboroure, N. Bove, O. Faynot, M. Sanquer, CEA Grenoble, France, *TU Delft, Netherlands

18.4 - 11:40 a.m.

Dopant and Carrier Profiling in FinFET-Based Devices with Sub-Nanometer Resolution, J. Mody*, A. K. Kambham*, G. Zschaetzsch*, P. Schatzer, T. Chiarella, N. Collaert, L. Witters, M. Jurczak, N. Horiguchi, M. Gilbert*, P. Eyben, S. Koelling*, A. Schulze*, T.Y. Hoffmann, W. Vandervorst, IMEC, *KU Leuven, Belgium

SESSION 19 – TAPA II
PCRAM

Thursday, June 17, 1:30 p.m.

Chairpersons: K. Parekh, Micron
H. Miyake, Elpida Memory, Inc.

19.1 - 1:30 p.m.

Programming Disturbance and Cell Scaling in Phase Change Memory : For up to 16nm Based 4F² Cell, S.H. Lee, M.S.Kim, G.S. Do, S.G. Kim, H.J. Lee, J.S. Sim, N.G. Park, S.B. Hong, Y.H. Jeon, K.S. Choi, H.C. Park, T.H. Kim, J.U. Lee, H.W. Kim, M.R. Choi, S.Y. Lee, Y.S. Kim, H.J. Kang, J.H. Kim, H.J. Kim, Y.S. Son**, B.H. Lee, J.H. Choi, S.C. Kim, J.H. Lee, S.J. Hong, S.W. Park, Hynix Semiconductor Inc., Korea

19.2 - 1:55 p.m.

MLC PRAM with SLC Write-Speed and Robust Read Scheme, Y. Hwang, C. Um, J. Lee, C. Wei, H.-R. Oh, G. Jeong, H. Jeong, C. Kim, C. Chung, Samsung Electronics Co., LTD, Korea

19.3 - 2:20 p.m.

High Performance PRAM Cell Scalable to Sub-20nm Technology with Below 4F² Cell Size, Extendable to DRAM Applications, I.S. Kim, S. Cho, D.-H. Im, E.-H. Cho, D. Kim, G. Oh, D.H. Ahn, S.O. Park, S.W. Nam, J.-T. Moon, C. Chung, Samsung Electronics Co., LTD, Korea

19.4 - 2:45 p.m.

Highly-Scalable Novel Access Device Based on Mixed Ionic Electronic Conduction (MIEC) Materials for High Density Phase Change Memory (PCM) Arrays, K. Gopalakrishnan, R. Shenoy, C. Rettner, K. Virwani, D. Bethune, R. Shelby, G. Burr, A. Kellock, R. King, K. Nguyen, A. Bowers, M. Jurich, B. Jackson, A. Friz, T. Topuria, P. Rice, B. Kurdi, IBM Almaden Research Center, USA

SESSION 20 – TAPA III
GeMOSFETs

Thursday, June 17, 1:30 p.m.

Chairpersons: R. Jammy, SEMATECH
K. Shibahara, Hiroshima University

20.1 - 1:30 p.m.

Electron Mobility in High-k Ge-MISFET Goes to Higher, T. Nishimura, C.H. Lee, S. Wang, T. Tabata, K. Kita, K. Nagashio, A. Toriumi, The University of Tokyo, Japan

20.2 - 1:55 p.m.

High-k/Ge p- & n-MISFETs with Strontium Germanide Interlayer for EOT Scalable CMIS Application, Y. Kamata, K. Ikeda, Y. Kamimuta, T. Tezuka, Toshiba, Japan

20.3 - 2:20 p.m.

Impact of Ge Nitride Interfacial Layers on Performance of Metal Gate/High-k Ge-nMISFETs, T. Maeda, Y. Morita, Shinichi Takagi, NIRC-AIST, Japan

20.4 - 2:45 p.m.

Experimental Demonstration of High Source Velocity and its Enhancement by Uniaxial Stress in Ge PFETs, M. Kobayashi*, J. Mitard*, T. Irisawa, T. Hoffmann*, M. Meuris*, K. Saraswat, Y. Nishi, M. Heyns*, Stanford University, USA, *IMEC, Belgium

SESSION 21 – TAPA II
Design Enablement II

Thursday, June 17, 3:25 p.m.

Chairpersons: M. Khare, IBM Corp.
C. Wann, TSMC

21.1 - 3:25 p.m.

World's First Monolithic 3D-FPGA with TFT SRAM over 90nm 9 Layer Cu CMOS, T. Naito, T. Ishida, T. Onoduka*, M. Nishigoori, T. Nakayama, Y. Ueno, Y. Ishimoto, A. Suzuki, W. Chung, R. Madurawe**, S. Wu**, S. Ikeda^, H. Oyamatsu, Toshiba Corporation, *Covalent Materials Corp., **Tier Logic Inc., ^tei Technology, Japan

21.2 - 3:50 p.m.

New Cost-Effective Integration Schemes Enabling Analog and High-Voltage Design in Advanced CMOS SOC Technologies, K. Benaissa, G. Baldwin, S. Liu, P. Srinivasan, F. Hou, B. Obradovic, S. Yu, H. Yang, R. McMullan, V. Reddy, C. Chancellor, S. Venkataraman, H. Lu, S. Dey, C. Cirba, Texas Instruments Inc., USA

21.3 – 4:15 p.m.

Multi-Design of Architecture, Circuit/Device/Process and Package for Cost-effective Smart Mobile Devices: An Integrated Fabless Manufacturer (IFM)'s Perspective (Invited), G.C-F Yeap, Qualcomm, Inc., USA

21.4 – 4:40 p.m.

Design Challenges and Enablement for 28nm and 20nm Technology Nodes (Invited), C.Y-C Hou, Taiwan Semiconductor Manufacturing Company, Taiwan

21.5 – 5:05 p.m.

High Performance Design with Advanced Features in 22nm and Beyond (Invited), S. Borkar, Intel Corporation, USA

SESSION 22 – TAPA III
Exploratory Research

Thursday, June 17, 3:25 p.m.

Chairpersons: A. Seabaugh, Notre Dame University
S. Takagi, The University of Tokyo

22.1 - 3:25 p.m.

Study of Channel Length Scaling in Large-Scale Graphene FETs, S.-J. Han, Y. Sun, A. Bol, W. Haensch, Z. Chen, IBM T.J. Watson Research Center, USA

22.2 - 3:50 p.m.

III-V MOSFETs with New Self-Aligned Contact, X. Zhang, H. Guo, C.-H. Ko*, C.H. Wann*, C.-C. Cheng*, H.-Y. Lin*, H.-C. Chin, X. Gong, P. Lim, G.-L. Luo**, C.-Y. Chang^, C.-H. Chien**, Z.-Y. Han^, S.-C. Huang**, Y.-C. Yeo, National University of Singapore, *TSMC, **National Nano Device Laboratory, ^National Chiao-Tung University, Taiwan

We report the first demonstration of III-V n-MOSFETs with self-aligned contact technology. The self-aligned contact was formed using a salicide-like process which is compatible with CMOS process flow.

22.3 - 4:15 p.m.

High Mobility III-V-On-Insulator MOSFETs on Si with ALD-Al₂O₃ BOX Layers, M. Yokoyama, Y. Urabe*, T. Yasuda*, H. Takagi*, H. Ishii*, N. Miyata*, H. Yamada**, N. Fukuhara**, M. Hata**, M. Sugiyama, Y. Nakano, M. Takenaka, S. Takagi, The University of Tokyo, *National Institute of Advanced Industrial Science and Technology, **Sumitomo Chemical Co. Ltd., Japan

22.4 - 4:40 p.m.

Efficient Metallic Carbon Nanotube Removal Readily Scalable to Wafer-Level VLSI CNFET Circuits, H. Wei, N. Patil, J. Zhang, A. Lin, H.-Y. Chen, H.-S.P. Wong, S. Mitra, Stanford University, USA

GENERAL INFORMATION

SCOPE OF SYMPOSIUM

The scope of the Symposium covers innovative areas such as new concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/Mixed-Signal/High-Voltage, Imager, MEMS, etc.; advanced gate stacks and interconnects in VLSI processes and devices; advanced lithography and fine-patterning technologies for high-density VLSI; new functional devices beyond CMOS with a path for VLSI implementation; packing of VLSI devices including 3D-system integration; advanced device analysis, materials and modeling for VLSIs; reliability related to the above devices; theories and fundamentals related to the above devices; new concepts and technologies for VLSI manufacturing; design enablement (including technology impacts on circuit design in advanced CMOS nodes); heterogeneous integration of non-Si substrates/materials on Si substrate

REGISTRATION INFORMATION:

When you register on-site, an additional \$75 will be added to the registration fees.

Payment of the registration fee entitles the registrant to one copy of the Technical Digest, one CD-ROM, one banquet and one reception ticket.

	Member	NonMember	Students
Tech Short Course	\$295	\$395	\$100
Tech Symposium	\$550	\$650	\$275
Circ Short Course	\$350	\$450	\$125
Circ Symposium	\$550	\$650	\$275
Circuits Luncheon	\$50	\$50	\$50
Digest	\$75	\$75	\$75
Add'l Short Course books	\$95	\$95	\$95
Banquet Tickets	\$85	\$85	\$85

REGISTRATION: Credit Cards (MasterCard/Visa/Amex), personal checks, company checks or traveler's checks payable to the 2010 VLSI Symposia **in U.S. Dollars** are the only acceptable forms of payment. All checks must be drawn on U.S. banks.

CANCELLATION POLICY: All requests for refunds for registrations paid in US dollars must be made in writing and submitted to VLSI c/o Yes Events, PO Box 32862, Baltimore, MD 21282, USA
Telephone: US Reg: 1-800-937-8728, Int'l Reg: +1-410-559-2236
Fax: +1-410-559-2217 Email: vlsiinfo@yesevents.com

There will be a fee of \$30 for all cancellations. No refunds will be issued for cancellations received after June 1, 2010. All refunds will be processed after the Symposia.

HOTEL RESERVATIONS

Hilton Hawaiian Village
2005 Kalia Road, Honolulu, HI 96815-1999 USA
Phone: +1 808-949-4321 Fax: +1 808-947-7914

A block of rooms has been reserved at the Hilton Hawaiian Village for 2010 VLSI Symposia participants. **RESERVATIONS MUST BE RECEIVED BY May 19, 2010** to qualify for our special room rates:

	<u>Single/Double</u>
Garden View	\$219.00
Ocean View	\$245.00
Deluxe Ocean View	\$265.00
Alii Ocean View	\$295.00

All rooms are subject to an 11.96% combined tax. To make a room reservation, go to www.vlsisymposium.org, click the tab at the top of the screen labeled Travel/Reservation Information. Click on the link for the hotel reservations.

All reservations must be accompanied by advanced deposit or guaranteed by a credit card in order to guarantee the reservation. A

confirmation will be mailed to you directly by the hotel. Check-in time is 2:00 pm and check-out is 11:00 am.

The hotel offers both non-smoking and handicapped rooms. Please make these specific requests when you make your hotel reservation.

TRANSPORTATION FROM THE HONOLULU INTERNATIONAL AIRPORT TO THE HILTON HAWAIIAN VILLAGE: Airport Express Shuttle and taxi services are available from the Honolulu International Airport to the hotel and return. Shuttle fare is approximately \$15.00 each way. From the hotel to the airport you need to make a reservation one day in advance. Taxi fare is approximately \$30.00 one way.

VISA REQUIREMENTS FOR ENTRY INTO U.S.: Citizens of foreign countries must have in their possession a valid passport and visa upon entering the United States. Foreign participants should contact the United States Embassy, Consulate, or Office of Tourism in their home country AS SOON AS POSSIBLE to determine their particular visa requirements.

SYMPOSIA REGISTRATION DESK: The Symposia Registration Desk, located in the Palace Lounge Lobby will be open as follows:

Symposia Registration

Sunday, June 13	4:00 pm – 6:00 pm
Monday, June 14	7:30 am - 5:00 pm
Tuesday, June 15	7:30 am - 5:00 pm
Wednesday, June 16	7:30 am - 5:00 pm
Thursday, June 17	8:00 am – 5:00 pm
Friday, June 18	8:00 am – 3:00 pm

SYMPOSIA ON VLSI TECHNOLOGY AND VLSI CIRCUITS RECEPTION: A joint reception for both Technology and Circuits will be held on Tuesday, June 15 from 6:00 pm to 8:00 pm on the Lagoon Green.

SYMPOSIA ON VLSI TECHNOLOGY AND VLSI CIRCUITS BANQUET: The 2010 Symposia on VLSI Technology and VLSI Circuits Banquet will be held on Wednesday, June 17 on the Lagoon Green from 7:00 pm to 9:00 pm. Banquet tickets for accompanying guests can be purchased at the Registration desk in the Palace Lounge Lobby.

SPEAKER PREPARATION CENTER: There will be a designated Speaker Preparation Room. Specifics will be available at the Registration Desk located in the Palace Lounge Lobby.

DIGEST: Registrants will receive (1) copy of the Digest and (1) copy of the CD-Rom when they pick up their Symposium materials at the Registration Desk. Additional copies of the Digest will be available on-site for \$75. Following the Symposium, additional copies of the Digest will be available through IEEE Single Copy Sales, 445 Hoes Lane, Piscataway, NJ 08855, USA +1 732-981-0060 or (Toll free) 1 800-678-4333.

TRAVEL EXPENSE SUPPORT: Requests for partial travel expense support for students who are presenting papers should be sent to: the Secretariat USA, 19803 Laurel Valley Place, Montgomery Village, MD,

20886 USA Fax: 301-527-0994 Email: vlsi@vlsisymposium.org **no later than April 25, 2010.** All travel support will be paid after the Symposia.

MESSAGE CENTER: The Message Board will be located in the Palace Lounge Lobby adjacent to the Registration Desk. Please advise those who wish to reach you during the day to contact the Hilton Hawaiian Village at 808-949-4321 and request the VLSI Symposia Message Desk. Facsimiles clearly marked with both the recipient's name and the name of the Symposia may be sent to 808-947-7914.

ADDITIONAL INFORMATION: Additional information is available at: <http://www.vlsisymposium.org>

To obtain an Advance Program and other general information or to be placed on the Symposia mailing list, please contact:

2010 Symposia on VLSI Technology and Circuits
Widerkehr and Associates
19803 Laurel Valley Place
Montgomery Village, MD 20886
Phone: +1-301-527-0900 ext. 2 Fax: +1-301-527-0994
Email: vlsi@vlsisymposium.org

EXECUTIVE COMMITTEES**2010 VLSI TECHNOLOGY SYMPOSIUM****IEEE****Chair:**

Charles Sodini Massachusetts Institute of
Technology

Members:

Ajith Amerasekera	Texas Instruments
Mark Bohr	Intel Corp.
Shekhar Borkar	Intel Corp.
Michel Brillouet	CEA/LETI
Scott Crowder	IBM Corp.
Roger De Keersmaecker	IMEC
Giovanni De Micheli	EPFL
Charles Dennison	Ovonyx Technologies, Inc.
Bruce Gieseke	Sun Microsystems
Robert Havemann	Novellus Systems Inc.
Stephen Kosonocky	AMD
Ming-Ren Lin	GLOBALFOUNDRIES
Katsu Nakamura	Analog Devices, Inc.
Tak Ning	IBM
David Scott	TSMC Technology, Inc.
Hans Stork	Applied Materials
H.S.P. Wong	Stanford University
Jason Woo	University of California, Los Angeles

JSAP**Chair:**

Takayasu Sakurai The University of Tokyo

Members:

Chun-Yen Chang	National Chiao Tung University
Toshiro Hiramoto	The University of Tokyo
Masakazu Kakumu	Toshiba Corp.
Toshihiko Kanayama	AIST
Shin'ichiro Kimura	Hitachi, Ltd.
Kinam Kim	Samsung Electronics Co., Ltd.
Tadahiro Kuroda	Keio University
Akira Matsuzawa	Tokyo Institute of Technology
Masayuki Mizuno	Renesas Electronics Corp.
Yasunori Mochizuki	NEC Corp.
Tohru Mogami	Selete
Makoto Nagata	Kobe University
Masao Nakaya	Renesas Electronics Corp.
Masaaki Niwa	Panasonic Corp.
Yoshifumi Okamoto	Panasonic Corp.
Tsugumichi Shibata	NTT Corp.
Toshihiro Sugii	Fujitsu Laboratories, Ltd.
Jack Y.-C. Sun	TSMC
Akira Toriumi	The University of Tokyo
Hitoshi Wakabayashi	Sony Corp.
Kazuo Yano	Hitachi, Ltd.
Hoi-Jun Yoo	KAIST

Chair:

Charles Dennison Ovonyx Technologies, Inc.

Co-Chair:

Masaaki Niwa Panasonic Corp.

Program Chair:

Ming-Ren Lin GLOBALFOUNDRIES

Program Co-Chair:

Hitoshi Wakabayashi Sony Corp.

Secretary:

Klaus Schroefer Infineon Technologies
Yasushi Akasaka Tokyo Electron, Ltd.

Publicity:

Robert Chau Intel Corp.
Meishoku Masahara AIST

Publications:

Kentaro Shibahara Hiroshima University

Treasurer:

David Scott TSMC Technologies, Inc.
Ren-ichi Yamada Hitachi, Ltd.

Local Arrangements:

Shigenori Hayashi Panasonic Corp.

Short Course Chairs:

Raj Jammy SEMATECH
Satoshi Inaba Toshiba Corp.

Rump Session Organizers:

Tsu-Jae King Liu Univ. of California, Berkeley
Shinya Yamakawa Sony Corp..

TECHNICAL PROGRAM COMMITTEES

NORTH AMERICA/EUROPE

Chair:

Ming-Ren Lin GLOBALFOUNDRIES

Members:

Roberto Bez Numonyx
Chorng-Ping Chang Applied Materials, Inc.
Robert Chau Intel Corp.
Oliver Faynot CEA-LETI
Thomas Hoffman IMEC
Raj Jammy SEMATECH
Edwin Kan Cornell Univ.
Mukesh Khare IBM Corp.
Tsu-Jae King Liu Univ. of California, Berkeley
Jeffrey Lutze SanDisk Corp.
Carlos Mazure SOITEC
Markus Mueller NXP Semiconductors
Kunal Parekh Micron
Klaus Schroefer Infineon Technologies AG
Alan Seabaugh Notre Dame Univ.
Thomas Skotnicki STMicroelectronics
Bart van Schravendijk Novellus Systems, Inc.
Weize Xiong Texas Instruments

JAPAN/FAR EAST

Co-Chair:

Hitoshi Wakabayashi

Members:

Yasushi Akasaka
Steve S. Chung
Shigenori Hayashi
Toshiro Hiramoto
Toshiaki Iwamatsu
Hajime Kurata
Byoung Hun Lee
Meishoku Masahara
Yasunori Mochizuki
Joo Tae Moon
Eiji Morifuji
Yuichi Nakao
Shun-ichiro Ohmi
Shigeo Ohnishi
Kentaro Shibahara
Shinichi Takagi
Tetsu Tanaka
Hideharu Miyake
Clement H. Wann
Ren-ichi Yamada
Shinya Yamakawa

Sony Corp.

Tokyo Electron Ltd.
National Chiao Tung University
Panasonic Corp.
The University of Tokyo
Renesas Electronics Corp.
Fujitsu Semiconductor Limited
Gwangju Inst. of Science and Tech.
AIST
NEC Corp.
Samsung Electronics Co., Ltd.
Toshiba Corp.
Rohm Co., Ltd.
Tokyo Institute of Technology
Sharp Corp.
Hiroshima University
The University of Tokyo
Tohoku University
Elpida Memory, Inc.
TSMC
Hitachi, Ltd.
Sony Corp.